8305AGILF, Clock Buffer, 5-Input, 16-Pin TSSOP
- RS-artikelnummer:
- 216-6204
- Tillv. art.nr:
- 8305AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Mängdrabatt möjlig
Antal (1 förpackning med 2 enheter)*
80,06 kr
(exkl. moms)
100,08 kr
(inkl. moms)
GRATIS leverans för online beställningar över 500,00 kr
Sista RS lager
- Slutlig(a) 70 enhet(er), redo att levereras
Enheter | Per enhet | Per förpackning* |
|---|---|---|
| 2 - 8 | 40,03 kr | 80,06 kr |
| 10 - 18 | 38,975 kr | 77,95 kr |
| 20 - 48 | 37,97 kr | 75,94 kr |
| 50 - 98 | 36,96 kr | 73,92 kr |
| 100 + | 36,065 kr | 72,13 kr |
*vägledande pris
- RS-artikelnummer:
- 216-6204
- Tillv. art.nr:
- 8305AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Renesas Electronics | |
| Logic Function | Clock Buffer | |
| Number of Clock Inputs | 5 | |
| Package Type | TSSOP | |
| Pin Count | 16 | |
| Välj alla | ||
|---|---|---|
Brand Renesas Electronics | ||
Logic Function Clock Buffer | ||
Number of Clock Inputs 5 | ||
Package Type TSSOP | ||
Pin Count 16 | ||
The Renesas Electronics ICS8305I is a low skew, 1-to-4, Differential/LVCMOS-toLVCMOS/LVTTL Fanout Buffer. The ICS8305I has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state.
4 LVCMOS/LVTTL outputs
Selectable differential or LVCMOS/LVTTL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types:
LVCMOS, LVTTL
Maximum output frequency: 350MHz
Output skew: 40ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature
Lead-Free package fully RoHS compliant
Selectable differential or LVCMOS/LVTTL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types:
LVCMOS, LVTTL
Maximum output frequency: 350MHz
Output skew: 40ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature
Lead-Free package fully RoHS compliant
