Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- RS-artikelnummer:
- 263-7983
- Tillv. art.nr:
- 9DB233AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Mängdrabatt möjlig
Antal (1 förpackning med 2 enheter)*
88,60 kr
(exkl. moms)
110,76 kr
(inkl. moms)
GRATIS leverans för online beställningar över 500,00 kr
I lager
- Dessutom levereras 104 enhet(er) från den 29 december 2025
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter | Per enhet | Per förpackning* |
|---|---|---|
| 2 - 8 | 44,30 kr | 88,60 kr |
| 10 - 18 | 39,87 kr | 79,74 kr |
| 20 - 24 | 39,03 kr | 78,06 kr |
| 26 - 72 | 37,63 kr | 75,26 kr |
| 74 + | 32,59 kr | 65,18 kr |
*vägledande pris
- RS-artikelnummer:
- 263-7983
- Tillv. art.nr:
- 9DB233AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Renesas Electronics | |
| Number of Elements per Chip | 4 | |
| Maximum Supply Current | 80 mA | |
| Maximum Input Frequency | 110MHz | |
| Mounting Type | SMD | |
| Package Type | TSSOP | |
| Pin Count | 20 | |
| Välj alla | ||
|---|---|---|
Brand Renesas Electronics | ||
Number of Elements per Chip 4 | ||
Maximum Supply Current 80 mA | ||
Maximum Input Frequency 110MHz | ||
Mounting Type SMD | ||
Package Type TSSOP | ||
Pin Count 20 | ||
- COO (Country of Origin):
- TW
The Renesas Electronics zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. It is driven by a differential SRC output pair from an IDT main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread-spectrum clocking.
SMBus Interface
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
relaterade länkar
- Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 5PB1110PGGI Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGLFT Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DB102BGLF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGLF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGILF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DB102BGLFT PLL Clock Buffer 20-Pin 20-pin TSSOP
- Renesas Electronics 9DB433AGLFT Clock Buffer 28-Pin TSSOP-28