Infineon, 32bit ARM Cortex M0, CY8C4100 Microcontroller, 48MHz, 128 kB Flash, 64-Pin TQFP

Se alla Microcontrollers

Antal (1 fack med 160 enheter)*

6 765,92 kr

(exkl. moms)

8 457,44 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 16 december 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per Bricka*
160 +42,287 kr6 765,92 kr

*vägledande pris

RS-artikelnummer:
176-8955
Tillv. art.nr:
CY8C4147AZI-S445
Tillverkare / varumärke:
Infineon
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Infineon

Family Name

CY8C4100

Package Type

TQFP

Mounting Type

Surface Mount

Pin Count

64

Device Core

ARM Cortex M0

Data Bus Width

32bit

Program Memory Size

128 kB

Maximum Frequency

48MHz

RAM Size

16 kB

USB Channels

0

Number of PWM Units

1 x 16 bit

Number of SPI Channels

5

Number of I2C Channels

5

Number of USART Channels

0

Number of UART Channels

5

Number of CAN Channels

1

Typical Operating Supply Voltage

1.8 → 5.5 V

Pulse Width Modulation

1 (8 x 16 bit)

Program Memory Type

Flash

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

Dimensions

10 x 10 x 1.4mm

Number of PCI Channels

0

Number of Ethernet Channels

0

Width

10mm

Number of LIN Channels

0

Height

1.4mm

Length

10mm

Maximum Number of Ethernet Channels

0

ADCs

2 x 10/12 bit

Instruction Set Architecture

Thumb-2

Minimum Operating Temperature

-40 °C

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200_BL product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS).

Four opamps with reconfigurable high-drive external and high-bandwidth internal drive, Comparator modes, and ADC input buffering capability Can operate in Deep Sleep mode.

Four programmable logic blocks called universal digital blocks, (UDBs), each with eight macrocells and data path

Cypress-provided peripheral component library, user-defined state machines, and Verilog input

Power Management:

Active mode: 1.7 mA at 3-MHz flash program execution

Deep Sleep mode: 1.5 μA with watch crystal oscillator

relaterade länkar