Infineon NOR 256 MB SPI Flash Memory 16-Pin SOIC

Name: Infineon NOR 256 MB SPI Flash Memory 16-Pin SOIC
Brand: Infineon
SKU: 184-0052
Price: 90.50 SEK
Availability: BackOrder

Antal (1 fack med 338 enheter)*

24 471,20 kr

(exkl. moms)

30 589,00 kr

(inkl. moms)

Tillfälligt slut

Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"

Enheter	Per enhet	Per Bricka*
338 +	72,40 kr	24 471,20 kr

*vägledande pris

Specifikationer

Datablad

Lagstiftning och ursprungsland

Produktdetaljer

Hitta liknande produkter genom att välja ett eller flera attribut.

Välj alla	Attribut	Värde
	Brand	Infineon
	Memory Size	256MB
	Product Type	Flash Memory
	Interface Type	SPI
	Package Type	SOIC
	Pin Count	16
	Organisation	32M x 8 Bit
	Mount Type	Surface
	Maximum Clock Frequency	133MHz
	Cell Type	NOR
	Maximum Supply Voltage	3.6V
	Minimum Supply Voltage	2.7V
	Timing Type	Synchronous
	Minimum Operating Temperature	-40°C
	Maximum Operating Temperature	85°C
	Height	2.55mm
	Width	7.5 mm
	Standards/Approvals	No
	Length	10.3mm
	Series	S25FL256S
	Automotive Standard	AEC-Q100
	Number of Words	32M
	Number of Bits per Word	8
	Maximum Random Access Time	14.5ns

	Välj alla
	Brand Infineon
	Memory Size 256MB
	Product Type Flash Memory
	Interface Type SPI
	Package Type SOIC
	Pin Count 16
	Organisation 32M x 8 Bit
	Mount Type Surface
	Maximum Clock Frequency 133MHz
	Cell Type NOR
	Maximum Supply Voltage 3.6V
	Minimum Supply Voltage 2.7V
	Timing Type Synchronous
	Minimum Operating Temperature -40°C
	Maximum Operating Temperature 85°C
	Height 2.55mm
	Width 7.5 mm
	Standards/Approvals No
	Length 10.3mm
	Series S25FL256S
	Automotive Standard AEC-Q100
	Number of Words 32M
	Number of Bits per Word 8
	Maximum Random Access Time 14.5ns

This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is

supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface

is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer

address and read data on both edges of the clock.

The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or 256 words (512 bytes) to be

programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase

algorithms.

Executing code directly from flash memory is often called Execute-In-Place or XIP. By using FL-S devices at the higher clock rates

supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface,

asynchronous, NOR flash memories while reducing signal count dramatically.

The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety

of embedded applications. They are ideal for code shadowing, XIP, and data storage.

Relaterade länkar