Microchip ATF1504AS-10AU100 Complex Programmable Logic Device ATF15xx EEPROM 64 Cells, 64 I/O, 7.5 ns 10 Labs, In System

Mängdrabatt möjlig

Antal (1 förpackning med 2 enheter)*

118,83 kr

(exkl. moms)

148,538 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 14 april 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per förpackning*
2 - 859,415 kr118,83 kr
10 - 2257,85 kr115,70 kr
24 - 9856,335 kr112,67 kr
100 +55,05 kr110,10 kr

*vägledande pris

Förpackningsalternativ:
RS-artikelnummer:
177-3626
Tillv. art.nr:
ATF1504AS-10AU100
Tillverkare / varumärke:
Microchip
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Microchip

Product Type

Complex Programmable Logic Device

Series

ATF15xx

Number of Macro Cells

64

Number of User I/Os

64

Maximum Propagation Delay Time

7.5ns

Memory Type

EEPROM

Number of Logic Blocks/Elements

10

In System Programmability

Yes

Mount Type

Surface

Package Type

TQFP

Minimum Supply Voltage

3V

Minimum Operating Temperature

-40°C

Pin Count

100

Maximum Operating Temperature

85°C

Maximum Supply Voltage

3.6V

Individual Output Enable Control

Yes

Standards/Approvals

No

Length

14.1mm

Height

1.05mm

Width

14.1 mm

Maximum Operating Frequency

125MHz

Automotive Standard

No

Re-programmability Support

Yes

COO (Country of Origin):
TW
The Atmel ®ATF1504AS(L) is a high-performance, high-density Complex Programmable Logic Device (CPLD) which utilizes the Atmel proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI, and classic PLDs.

High-density, High-performance, Electrically-erasable Complex Programmable

Logic Device

64 Macrocells

5 Product Terms per Macrocell, Expandable up to 40 per Macrocell

44, 84, 100 Pins

7.5ns Maximum Pin-to-pin Delay

Registered Operation up to 125MHz

Enhanced Routing Resources

In-System Programmability (ISP) via JTAG

Flexible Logic Macrocell

D/T/Latch Configurable Flip-flops

Global and Individual Register Control Signals

Global and Individual Output Enable

Programmable Output Slew Rate

relaterade länkar