Renesas Electronics 9DB633AGILF Clock Buffer 28-Pin TSSOP
- RS-artikelnummer:
- 263-7987
- Tillv. art.nr:
- 9DB633AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Mängdrabatt möjlig
Antal (1 rör med 50 enheter)*
2 491,80 kr
(exkl. moms)
3 114,75 kr
(inkl. moms)
GRATIS leverans för online beställningar över 500,00 kr
Tillfälligt slut
- Leverans från den 06 april 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter | Per enhet | Per Rør* |
|---|---|---|
| 50 - 50 | 49,836 kr | 2 491,80 kr |
| 100 - 200 | 45,10 kr | 2 255,00 kr |
| 250 - 450 | 43,956 kr | 2 197,80 kr |
| 500 - 950 | 42,809 kr | 2 140,45 kr |
| 1000 + | 41,763 kr | 2 088,15 kr |
*vägledande pris
- RS-artikelnummer:
- 263-7987
- Tillv. art.nr:
- 9DB633AGILF
- Tillverkare / varumärke:
- Renesas Electronics
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Renesas Electronics | |
| Number of Elements per Chip | 5 | |
| Maximum Supply Current | 200 μA | |
| Maximum Input Frequency | 110MHz | |
| Mounting Type | Surface Mount | |
| Package Type | TSSOP | |
| Pin Count | 28 | |
| Välj alla | ||
|---|---|---|
Brand Renesas Electronics | ||
Number of Elements per Chip 5 | ||
Maximum Supply Current 200 μA | ||
Maximum Input Frequency 110MHz | ||
Mounting Type Surface Mount | ||
Package Type TSSOP | ||
Pin Count 28 | ||
- COO (Country of Origin):
- TW
The Renesas Electronics zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. It is driven by a differential SRC output pair from an IDT main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread-spectrum clocking.
SMBus Interface
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
relaterade länkar
- Renesas Electronics 9DB633AGILF Clock Buffer 28-Pin TSSOP
- Renesas Electronics 9DB433AGLFT Clock Buffer 28-Pin TSSOP-28
- Renesas Electronics 9DB433AGLF Clock Buffer 28-Pin TSSOP-28
- Renesas Electronics 9DB433AGILF Clock Buffer 28-Pin TSSOP-28
- Renesas Electronics 9DB403DGLFT Clock Buffer 28-Pin TSSOP-28
- Renesas Electronics 9DB403DGILF Clock Buffer 28-Pin TSSOP
- Renesas Electronics 9DB106BGLF Clock Buffer 28-Pin TSSOP
- Renesas Electronics 9DB403DGLF Clock Buffer 28-Pin TSSOP