Renesas Electronics, 32bit RX, RX130 Microcontroller, 32MHz, 512 kB Flash, 100-Pin LQFP

Mängdrabatt möjlig

Antal 10 enheter (levereras på en bricka)*

403,20 kr

(exkl. moms)

504,00 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
I lager
  • 188 enhet(er) är redo att levereras
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
10 - 2440,32 kr
25 - 4939,31 kr
50 - 8938,30 kr
90 +37,41 kr

*vägledande pris

Förpackningsalternativ:
RS-artikelnummer:
234-7141P
Tillv. art.nr:
R5F51308ADFP#30
Tillverkare / varumärke:
Renesas Electronics
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Renesas Electronics

Family Name

RX130

Package Type

LQFP

Mounting Type

Surface Mount

Pin Count

100

Device Core

RX

Data Bus Width

32bit

Program Memory Size

512 kB

Maximum Frequency

32MHz

RAM Size

48 kB

USB Channels

1

Number of SPI Channels

8

Number of CAN Channels

0

Typical Operating Supply Voltage

1.8 → 5.5 V

Number of UART Channels

7

Number of USART Channels

0

Number of I2C Channels

8

Maximum Operating Temperature

+85 °C

Number of ADC Units

1

Number of Ethernet Channels

0

Number of LIN Channels

0

Height

1.7mm

Width

14mm

Dimensions

14 x 14 x 1.7mm

Number of PCI Channels

0

Instruction Set Architecture

CISC

Minimum Operating Temperature

-40 °C

ADCs

24 x 12 bit

Length

14mm

Maximum Number of Ethernet Channels

0

Program Memory Type

Flash

The Renesas Electronics RX130 family integrates a built-in maximum 36-channel capacitive touch sensor. The capacitive touch sensor uses an improved detection method compared to previous products and so has vastly improved noise immunity, sensitivity and water resistance. As a result, malfunctions have been reduced, and touch keys are now be able to be applied to a variety of materials like e.g. wood, other than the typical acrylic or glass

Low power design and architecture
On-chip flash memory for code, no wait states
Up to 6 communication functions
CISC Harvard architecture with 5-stage pipeline
On-chip debugging circuit