STMicroelectronics, 32 bit ARM Cortex M4, STM32G484RE Microcontroller, 170 MHz, 512kB FLASH, 64-Pin LQFP

Antal (1 fack med 160 enheter)*

12 589,28 kr

(exkl. moms)

15 736,64 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 27 mars 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per Bricka*
160 +78,683 kr12 589,28 kr

*vägledande pris

RS-artikelnummer:
193-9865
Tillv. art.nr:
STM32G484RET6
Tillverkare / varumärke:
STMicroelectronics
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

STMicroelectronics

Family Name

STM32G4

Package Type

LQFP

Mounting Type

Surface Mount

Pin Count

64

Device Core

ARM Cortex M4

Data Bus Width

32bit

Program Memory Size

512 kB

Maximum Frequency

170MHz

RAM Size

128 kB

USB Channels

1

Number of SPI Channels

4

Typical Operating Supply Voltage

1.71 → 3.6 V

Number of CAN Channels

3

Number of I2C Channels

4

Number of USART Channels

3

Height

1.45mm

Width

40mm

Instruction Set Architecture

RISC

Dimensions

10 x 40 x 1.45mm

Minimum Operating Temperature

-40 °C

Number of ADC Units

5

Length

10mm

ADCs

42 x 12 bit

Program Memory Type

Flash

Maximum Operating Temperature

+85 °C

COO (Country of Origin):
CN
The STM32G484xx devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 Mhz. The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security. These devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix. The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

relaterade länkar