Microchip PIC18F26Q10-E/STXVAO, 8 bit 8 Bit MCU, PIC18F 8 Bit Microcontroller, 64 MHz, 64kB FLASH, 28-Pin VQFN

Se alla Microcontrollers

Antal (1 låda med 637 enheter)*

8 015,371 kr

(exkl. moms)

10 019,373 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 09 februari 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per Låda*
637 +12,583 kr8 015,37 kr

*vägledande pris

RS-artikelnummer:
631-504
Tillv. art.nr:
PIC18F26Q10-E/STXVAO
Tillverkare / varumärke:
Microchip
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Microchip

Product Type

8 Bit Microcontroller

Series

PIC18F

Package Type

VQFN

Mount Type

Surface

Pin Count

28

Device Core

8 Bit MCU

Data Bus Width

8bit

Program Memory Size

64kB

Maximum Clock Frequency

64MHz

RAM Size

3615bit

Maximum Supply Voltage

5.5V

Number of Programmable I/Os

35

Analogue Comparators

2

Minimum Operating Temperature

-40°C

DACs

5 bit

Maximum Operating Temperature

125°C

Standards/Approvals

No

Minimum Supply Voltage

1.8V

ADCs

10 Bit

Instruction Set Architecture

C Compiler Optimised RISC

Automotive Standard

No

Number of Timers

8

Program Memory Type

FLASH

COO (Country of Origin):
TH
The Microchip Microcontrollers feature analogue, core independent, and communication peripherals for a wide range of general purpose and low-power applications. These microcontroller devices are equipped with a 10-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They also offer a set of core independent peripherals such as Complementary Waveform Generator (CWG), Windowed Watchdog Timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-Cross Detect (ZCD), Configurable Logic Cell (CLC), and Peripheral Pin Select (PPS), providing increased design flexibility and lower system cost.

C Compiler optimized RISC architecture

Programmable 2 level interrupt priority

31 level deep hardware stack

Three 8 bit timers with hardware limit timer

Four 16 bit timers

Low current power on reset

Power up timer

Brown out reset

Low power BOR option

relaterade länkar