Renesas Electronics 9DB102BGILF, LVDS Buffer Dual TTL Buffer, 20-Pin TSSOP
- RS-artikelnummer:
- 217-7928
- Tillv. art.nr:
- 9DB102BGILF
- Tillverkare / varumärke:
- Renesas Electronics
Mängdrabatt möjlig
Antal (1 rör med 74 enheter)*
2 518,516 kr
(exkl. moms)
3 148,108 kr
(inkl. moms)
GRATIS leverans för online beställningar över 500,00 kr
I lager
- 74 enhet(er) är redo att levereras
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter | Per enhet | Per Rør* |
|---|---|---|
| 74 - 74 | 34,034 kr | 2 518,52 kr |
| 148 - 222 | 29,609 kr | 2 191,07 kr |
| 296 - 444 | 27,977 kr | 2 070,30 kr |
| 518 - 962 | 25,185 kr | 1 863,69 kr |
| 1036 + | 23,856 kr | 1 765,34 kr |
*vägledande pris
- RS-artikelnummer:
- 217-7928
- Tillv. art.nr:
- 9DB102BGILF
- Tillverkare / varumärke:
- Renesas Electronics
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Renesas Electronics | |
| Number of Drivers | 2 | |
| Input Type | TTL | |
| Output Type | Buffer | |
| Number of Elements per Chip | 2 | |
| Package Type | TSSOP | |
| Pin Count | 20 | |
| Välj alla | ||
|---|---|---|
Brand Renesas Electronics | ||
Number of Drivers 2 | ||
Input Type TTL | ||
Output Type Buffer | ||
Number of Elements per Chip 2 | ||
Package Type TSSOP | ||
Pin Count 20 | ||
The Renesas Electronics 9DB102 zero-delay buffer supports PCI Express clocking requirements. The 9DB102 is driven by a differential SRC output pair from an IDT CK409/CK410-compliant main clock generator such as the 952601 or 954101. It attenuates jitter on the input clock and has a selectable PLL Band Width to maximize performance in systems with or without Spread- Spectrum clocking.
2 - 0.7 V HCSL differential output pairs
Phase jitter: PCIe Gen2 < 3.1 ps rms
Phase jitter: PCIe Gen1 < 86 ps peak to peak
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
33-110 MHz operation in PLL mode
10-110 MHz operation in Bypass mode
Phase jitter: PCIe Gen2 < 3.1 ps rms
Phase jitter: PCIe Gen1 < 86 ps peak to peak
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
33-110 MHz operation in PLL mode
10-110 MHz operation in Bypass mode
relaterade länkar
- Renesas Electronics 9DB102BGILF 20-Pin TSSOP
- Renesas Electronics 9DB403DGILFT 20-Pin TSSOP
- Texas Instruments SN65LVDS84AQDGG 48-Pin TSSOP
- Texas Instruments CDCLVD1204RGTT LVDS 16-Pin QFN
- Texas Instruments DS90LV027M/NOPB TTL LVDS, 8-Pin SOIC
- Texas Instruments DS90LV047ATMTC/NOPB TTL LVDS, 16-Pin TSSOP
- Texas Instruments DS90LV031ATMTC/NOPB TTL LVDS, 16-Pin TSSOP
- Texas Instruments SN65LVDS049PW LVTTL Driver 16-Pin TSSOP
