Nexperia 74HCT573D,652 8bit-Bit Latch, Transparent D Type, 3 State, 20-Pin SOIC
- RS-artikelnummer:
- 124-2269
- Tillv. art.nr:
- 74HCT573D,652
- Tillverkare / varumärke:
- Nexperia
För närvarande inte tillgänglig
Vi vet inte om den här artikeln kommer tillbaka i lager, RS har för avsikt att ta bort den från vårt utbud snart.
Alternativ
Denna produkt är för närvarande inte tillgänglig. Vi rekommenderar denna produkt istället.
Var (i en rulle med 2000)
3,12 kr
(exkl. moms)
3,90 kr
(inkl. moms)
- RS-artikelnummer:
- 124-2269
- Tillv. art.nr:
- 74HCT573D,652
- Tillverkare / varumärke:
- Nexperia
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Nexperia | |
| Logic Family | HCT | |
| Latch Mode | Transparent | |
| Latching Element | D Type | |
| Number of Bits | 8bit | |
| Output Type | 3 State | |
| Polarity | Non-Inverting | |
| Mounting Type | Surface Mount | |
| Package Type | SOIC | |
| Pin Count | 20 | |
| Dimensions | 13 x 7.6 x 2.45mm | |
| Height | 2.45mm | |
| Length | 13mm | |
| Width | 7.6mm | |
| Minimum Operating Temperature | -40 °C | |
| Maximum Operating Temperature | +125 °C | |
| Maximum Operating Supply Voltage | 5.5 V | |
| Minimum Operating Supply Voltage | 4.5 V | |
| Välj alla | ||
|---|---|---|
Brand Nexperia | ||
Logic Family HCT | ||
Latch Mode Transparent | ||
Latching Element D Type | ||
Number of Bits 8bit | ||
Output Type 3 State | ||
Polarity Non-Inverting | ||
Mounting Type Surface Mount | ||
Package Type SOIC | ||
Pin Count 20 | ||
Dimensions 13 x 7.6 x 2.45mm | ||
Height 2.45mm | ||
Length 13mm | ||
Width 7.6mm | ||
Minimum Operating Temperature -40 °C | ||
Maximum Operating Temperature +125 °C | ||
Maximum Operating Supply Voltage 5.5 V | ||
Minimum Operating Supply Voltage 4.5 V | ||
- COO (Country of Origin):
- TH
The 74HC573, 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state.
Mixed 5 V and 3.3 V applications
Save board space
Low cost interface solutions
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Overvoltage tolerant
Source termination
Low input threshold
CMOS low power
Key applications
Memory controllers
Backplane interfaces
Save board space
Low cost interface solutions
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Overvoltage tolerant
Source termination
Low input threshold
CMOS low power
Key applications
Memory controllers
Backplane interfaces
74HCT Family
relaterade länkar
- Nexperia 74HCT573D Transparent D Type 20-Pin SOIC
- Nexperia 74HC373D Transparent D Type 20-Pin SOIC
- Nexperia 74HCT573D Transparent D Type 20-Pin SOIC
- Nexperia 74HC573D Transparent D Type 20-Pin SOIC
- Nexperia 74HC373D Transparent D Type 20-Pin SOIC
- Texas Instruments CY74FCT573ATSOC 8bit-Bit Latch 3 State, 20-Pin SOIC
- Nexperia 74HC259D Addressable D Type 16-Pin SOIC
- Nexperia 74LVT573PW Transparent D Type 20-Pin TSSOP

