Infineon IRS2113STRPBF High Side Gate Driver, 2 A 16-Pin 20 V, SOIC

Se alla Gate Drivers
Mängdrabatt möjlig

Antal (1 förpackning med 2 enheter)*

59,64 kr

(exkl. moms)

74,56 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 15 maj 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per förpackning*
2 - 1829,82 kr59,64 kr
20 - 4825,09 kr50,18 kr
50 - 9823,52 kr47,04 kr
100 - 19821,785 kr43,57 kr
200 +20,27 kr40,54 kr

*vägledande pris

Förpackningsalternativ:
RS-artikelnummer:
258-4006
Tillv. art.nr:
IRS2113STRPBF
Tillverkare / varumärke:
Infineon
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Infineon

Product Type

Gate Driver Module

Output Current

2A

Pin Count

16

Fall Time

17ns

Package Type

SOIC

Driver Type

High Side

Rise Time

25ns

Minimum Supply Voltage

10V

Maximum Supply Voltage

20V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

150°C

Standards/Approvals

RoHS Compliant

Series

IRS

Automotive Standard

No

The Infineon high voltage, high speed power MOSFET and IGBT drivers with independent high-side and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 500 V or 600 V.

Gate drive supply range from 10 V to 20 V

Under voltage lockout for both channels

3.3 V logic compatible

Separate logic supply range from 3.3 V to 20 V

Logic and power ground ± 5V offset

CMOS Schmitt-triggered inputs with pull-down

Cycle by cycle edge-triggered shutdown logic

Matched propagation delay for both channels

Outputs in phase with inputs

relaterade länkar