STMicroelectronics STGAP2SICDTR MOSFET Gate Driver, 4 A 36-Pin 5.5 V, SO-36W

Mängdrabatt möjlig

Antal (1 förpackning med 5 enheter)*

222,43 kr

(exkl. moms)

278,04 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
I lager
  • Dessutom levereras 185 enhet(er) från den 22 december 2025
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per förpackning*
5 - 2044,486 kr222,43 kr
25 - 4542,246 kr211,23 kr
50 - 12038,012 kr190,06 kr
125 +37,812 kr189,06 kr

*vägledande pris

Förpackningsalternativ:
RS-artikelnummer:
239-5534
Tillv. art.nr:
STGAP2SICDTR
Tillverkare / varumärke:
STMicroelectronics
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

STMicroelectronics

Product Type

MOSFET

Output Current

4A

Pin Count

36

Package Type

SO-36W

Fall Time

30ns

Driver Type

MOSFET

Minimum Supply Voltage

3.1V

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

125°C

Standards/Approvals

No

Series

STGAP

Automotive Standard

No

The STMicroelectronics STGAP2SiCD is a dual gate driver for SiC MOSFETs which provides galvanic isolation between each gate driving channel and the low voltage control and interface circuitry. The gate driver is characterized by 4 A current capability and rail-to-rail outputs, making it suitable for mid and high power applications such as power conversion and industrial motor drivers inverters. The separated output pins allow to independently optimize turn-on and turn-off by using dedicated gate resistors, while the Miller CLAMP function allows avoiding gate spikes during fast commutations in half-bridge topologies. The device integrates protection functions: dedicated SD and BRAKE pins are available, UVLO and thermal shutdown are included to easily design high reliability systems.

4 A Miller CLAMP

UVLO function

Configurable interlocking function

Dedicated SD and BRAKE pins

Gate driving voltage up to 26 V

3.3 V, 5 V TTL/CMOS inputs with hysteresis

Temperature shutdown protection

Standby function

6 kV galvanic isolation

Wide Body SO-36W

In half-bridge topologies the interlocking function prevents outputs from being high at the same time, avoiding shoot-through conditions in case of wrong logic input commands. The interlocking function can be disabled by a dedicated configuration pin, allowing independent and parallel operation of the two channels. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy. A standby mode is available in order to reduce idle power consumption.

relaterade länkar