Altera FPGA EP4CE6E22I7N, Cyclone 6272 Cells, 6272 Gates, 276480, 392 Blocks, 144-Pin EQFP
- RS-artikelnummer:
- 830-3524P
- Tillv. art.nr:
- EP4CE6E22I7N
- Tillverkare / varumärke:
- Altera
Mängdrabatt möjlig
Antal 10 enheter (levereras på en bricka)*
2 349,20 kr
(exkl. moms)
2 936,50 kr
(inkl. moms)
GRATIS leverans för online beställningar över 500,00 kr
I lager
- 26 enhet(er) är redo att levereras
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter | Per enhet |
|---|---|
| 10 - 19 | 234,92 kr |
| 20 + | 229,01 kr |
*vägledande pris
- RS-artikelnummer:
- 830-3524P
- Tillv. art.nr:
- EP4CE6E22I7N
- Tillverkare / varumärke:
- Altera
Specifikationer
Datablad
Lagstiftning och ursprungsland
Produktdetaljer
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla | Attribut | Värde |
|---|---|---|
| Brand | Altera | |
| Family Name | Cyclone | |
| Number of Logic Gates | 6272 | |
| Number of Logic Cells | 6272 | |
| Number of Logic Units | 392 | |
| Dedicated DSP | Yes | |
| Number of Multipliers | 360 (18 x 18) | |
| Mounting Type | Surface Mount | |
| Package Type | EQFP | |
| Pin Count | 144 | |
| Number of RAM Bits | 276480 | |
| Length | 22mm | |
| Maximum Operating Supply Voltage | 1.25 V | |
| Minimum Operating Supply Voltage | 1.15 V | |
| Width | 22mm | |
| Minimum Operating Temperature | -40 °C | |
| Maximum Operating Temperature | +100 °C | |
| Välj alla | ||
|---|---|---|
Brand Altera | ||
Family Name Cyclone | ||
Number of Logic Gates 6272 | ||
Number of Logic Cells 6272 | ||
Number of Logic Units 392 | ||
Dedicated DSP Yes | ||
Number of Multipliers 360 (18 x 18) | ||
Mounting Type Surface Mount | ||
Package Type EQFP | ||
Pin Count 144 | ||
Number of RAM Bits 276480 | ||
Length 22mm | ||
Maximum Operating Supply Voltage 1.25 V | ||
Minimum Operating Supply Voltage 1.15 V | ||
Width 22mm | ||
Minimum Operating Temperature -40 °C | ||
Maximum Operating Temperature +100 °C | ||
Cyclone FPGA, Altera
An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block of RAM). The FPGA allows changes to be made to a design even after the device is soldered into a PCB.