Microchip KSZ8851-16MLLI, Ethernet Controller, 100Mbps 100BaseTX, 10BaseT, BIU, 3.3 V, 48-Pin LQFP

Se alla Ethernet Interface Ics

Antal (1 fack med 250 enheter)*

13 406,50 kr

(exkl. moms)

16 758,00 kr

(inkl. moms)

Add to Basket
välj eller skriv kvantitet
Tillfälligt slut
  • Leverans från den 23 februari 2026
Behöver du mer? Ange den kvantitet du behöver och klicka på "Kontrollera leveransdatum"
Enheter
Per enhet
Per Bricka*
250 +53,626 kr13 406,50 kr

*vägledande pris

RS-artikelnummer:
177-3534
Tillv. art.nr:
KSZ8851-16MLLI
Tillverkare / varumärke:
Microchip
Hitta liknande produkter genom att välja ett eller flera attribut.
Välj alla

Brand

Microchip

Physical Network Type

100BaseTX, 10BaseT

Host Interface

BIU

IC Type

Controller IC

Network Interface

100BaseTX, 10BaseT

Communication Mode

Full Duplex, Half Duplex

Data Rate

100Mbps

Loopback Mode

Internal

Standard Supported

IEEE 802.3u, IEEE 802.3x

Mounting Type

Surface Mount

Package Type

LQFP

Pin Count

48

Auto-Negotiation

Yes

DMA Support

Yes

Typical Operating Supply Voltage

3.3 V

Dimensions

7.1 x 7.1 x 1.45mm

Minimum Operating Temperature

-40 °C

Maximum Operating Temperature

+85 °C

COO (Country of Origin):
US
The KSZ8851 is a single-port controller chip with a SPI or 8-/16-/32-bit non-PCI CPU interface. Available in 32-/48-/128-pin packages, the KSZ8851 is for applications requiring cost-effective, high-throughput Ethernet connectivity in traditional embedded systems with MCUs or MPUs.

Integrated MAC and PHY Ethernet Controller
Designed for high performance and high throughput applications
Supports 10BASE-T/100BASE-TX
Supports full-duplex flow control and half-duplex back pressure collision flow control
Supports DMA-slave burst data read and write transfers
Supports IP Header (IPv4)/TCP/UDP/ICMP checksum generation and checking
Supports IPv6 TCP/UDP/ICMP checksum generation and checking
Automatic 32-bit CRC generation and checking
Simple SRAM-like host interface easily connects to most common embedded MCUs.
Supports multiple data frames for transmit and receive without address bus and byte-enable signals
Supports both Big- and Little-Endian processors

relaterade länkar